

Optimum power handling  
 Low on-state and switching losses  
 Designed for traction and industrial applications

## Phase Control Thyristor Type T171-250

Mean on-state current	$I_{TAV}$	250 A													
Repetitive peak off-state voltage	$V_{DRM}$	300 ÷ 1800 V													
Repetitive peak reverse voltage	$V_{RRM}$														
Turn-off time	$t_q$	80; 100; 160; 250 $\mu$ s													
$V_{DRM}, V_{RRM}, V$	300	400	500	600	700	800	900	1000	1100	1200	1300	1400	1500	1600	1800
Voltage code	3	4	5	6	7	8	9	10	11	12	13	14	15	16	18
$T_j, ^\circ C$	- 60 ÷ 125														

### MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions
<b>ON-STATE</b>				
$I_{TAV}$	Mean on-state current	A	250	$T_c=85^\circ C$ ; 180° half-sine wave, 50 Hz
$I_{TRMS}$	RMS on-state current	A	393	$T_c=85^\circ C$ ; Full cycle sine wave, 50 Hz
$I_{TSM}$	Surge on-state current	kA	6.0 6.6	$T_j=T_{jmax}$ $T_j=25^\circ C$ 180° half-sine wave, 50 Hz, single pulse; $V_R=0 V$ ;
$I^2t$	Safety factor	$A^2s \cdot 10^3$	180 218	$T_j=T_{jmax}$ $T_j=25^\circ C$ Gate pulse: 20 V, 5 $\Omega$ , 1 $\mu$ s rise time, 500 $\mu$ s
<b>BLOCKING</b>				
$V_{DRM}, V_{RRM}$	Repetitive peak off-state and Repetitive peak reverse voltages	V	300÷1800	$T_j=T_{jmax}$ ; 180° half-sine wave, 50 Hz; Gate open
$V_{DSM}, V_{RSM}$	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	335÷2000	$T_j= T_{jmax}$ ; 180° half-sine wave, 50 Hz, single pulse Gate open
$V_D, V_R$	Direct off-state and Direct reverse voltages	V	$0.75 \cdot V_{DRM}$ $0.75 \cdot V_{RRM}$	$T_j=T_{jmax}$ ; Gate open
<b>TRIGGERING</b>				
$P_{GM}$	Peak gate power dissipation	W	40	$T_j=T_{jmax}$
$P_{G(AV)}$	Mean gate power dissipation	W	6	$T_j=T_{jmax}$
$V_{RGM}$	Peak gate reverse voltage	V	5	$T_j=T_{jmax}$
<b>SWITCHING</b>				
$(di_T/dt)_{crit}$	Critical rate of rise of on-state current: non-repetitive repetitive	A/ $\mu$ s	125 60	$T_j=T_{jmax}$ ; $V_D=0.67 \cdot V_{DRM}$ ; $I_{TM} \leq 2I_{T(AV)}$ ; Gate pulse: 20 V, 5 $\Omega$ , 1 $\mu$ s rise time, 50 $\mu$ s
<b>THERMAL</b>				
$T_{stg}$	Storage temperature	$^\circ C$	- 60 ÷ 50	
$T_j$	Junction temperature	$^\circ C$	- 60 ÷ 125	

## CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions
<b>ON-STATE</b>				
$V_{TM}$	Peak on-state voltage	V	1.75	$T_j=25^\circ\text{C}; I_{TM}=3.14 \cdot I_{TAV}$
$V_{T(TO)}$	On-state threshold voltage	V	1.00	$T_j=T_{j\max}$
$r_T$	On-state slope resistance	m $\Omega$	0.95	$T_j=T_{j\max}$
$I_L$	Latching current	mA	700	$T_j=25^\circ\text{C}; V_D=12\text{ V};$ Gate pulse: 20 V, 5 $\Omega$ , 1 $\mu\text{s}$ rise time, 50 $\mu\text{s}$
$I_H$	Holding current	mA	250	$T_j=25^\circ\text{C}; V_D=12\text{ V};$ Gate open
<b>BLOCKING</b>				
$I_{DRM}, I_{RRM}$	Repetitive peak off-state and repetitive peak reverse currents	mA	30	$T_j=T_{j\max};$ $V_D=V_{DRM}; V_R=V_{RRM}$
$(dV_D/dt)_{crit}$	Critical rate of rise of off-state voltage <sup>1)</sup>	V/ $\mu\text{s}$	20 1000	$T_j=T_{j\max};$ $V_D=0.67 \cdot V_{DRM};$ Gate open
<b>TRIGGERING</b>				
$V_{GT}$	Gate trigger direct voltage	V	3.50	$T_j=25^\circ\text{C}; V_D=12\text{ V};$
$I_{GT}$	Gate trigger direct current	A	0.20	Direct gate current
$V_{GD}$	Gate non-trigger direct voltage	V	0.45	$T_j=T_{j\max}; V_D=0.67 \cdot V_{DRM};$
$I_{GD}$	Gate non-trigger direct current	mA	5.0	Direct gate current
<b>SWITCHING</b>				
$t_{gt}$	Turn-on time	$\mu\text{s}$	8.0	$T_j=25^\circ\text{C}; V_D=100\text{ V}; I_{TM}=I_{TAV};$ Gate pulse: 20 V, 5 $\Omega$ , 1 $\mu\text{s}$ rise time, 50 $\mu\text{s}$
$t_{gd}$	Delay time	$\mu\text{s}$		
$t_q$	Turn-off time <sup>2)</sup>	$\mu\text{s}$	80 100 160 250	$T_j=T_{j\max};$ $I_{TM}=I_{TAV};$ $di_R/dt=5\text{ A}/\mu\text{s}; V_R=100\text{ V};$ $V_D=0.67 V_{DRM}; dV_D/dt=50\text{ V}/\mu\text{s}$
$Q_{rr}$	Recovered charge	$\mu\text{C}$	450	$T_j=T_{j\max}; I_{TM}=I_{TAV};$
$t_{rr}$	Reverse recovery time	$\mu\text{s}$	17.0	$di_R/dt=5\text{ A}/\mu\text{s}; V_R=100\text{ V};$
<b>THERMAL</b>				
$R_{thjc}$	Thermal resistance junction to case	$^\circ\text{C}/\text{W}$	0.15	Direct current, double side cooled

### Note:


<sup>1)</sup> Critical rate of rise of off-state voltage

Symbol of group	P3	E3	A3	P2	K2	E2	A2
$(dV_D/dt)_{crit}, \text{ V}/\mu\text{s}$	20	50	100	200	320	500	1000

<sup>2)</sup> Turn-off time

Symbol of group	B3	A3	T2	M2
$t_q, \mu\text{s}$	80	100	160	250

### OVERALL DIMENSIONS



### PART NUMBERING GUIDE

T	171	250	18	A2	B3	N
1	2	3	4	5	6	7

1. Thyristor
2. Design version
3. Mean on-state current, A
4. Voltage code
5. Critical rate of rise of off-state voltage
6. Group of turn-off time
7. Ambient conditions: N – normal; T – tropical

Weight: 440 grams

Tightening torque: 25 ÷ 35 Nm

Recommended heatsink: O181; O281




Fig 1 On-state characteristics




Fig 2 Maximum allowable mean on-state current  $I_{TAV}$  vs. case temperature  $T_c$  for sinusoidal current waveforms,  $f=50\text{ Hz}$




Fig 3 Maximum allowable mean on-state current  $I_{TAV}$  vs. case temperature  $T_c$  for rectangular current waveforms and for DC,  $f=50\text{ Hz}$




Fig 4 On-state power dissipation  $P_{TAV}$  vs. mean on-state current  $I_{TAV}$  for sinusoidal current waveforms at different conduction angles,  $f=50\text{ Hz}$




Fig 5 On-state power dissipation  $P_{TAV}$  vs. mean on-state current  $I_{TAV}$  for rectangular current waveforms and for DC at different conduction angles,  $f=50\text{ Hz}$




Fig 6 Transient thermal impedance junction to case  $Z_{th(j-c)}$




Fig 7 Max. peak gate power loss:

Position (See Fig. 7)	On-Off time ratio	Gate pulse length, ms	Gate Pulse Power, W
1	1	DC	6
2	2	10	8
3	20	1	20
4	40	0,5	40